## Notice of References Cited Application/Control No. 10/718,678 Examiner Heather A. Doty Applicant(s)/Patent Under Reexamination MATSUMOTO Art Unit Page 1 of 1

## U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	Α	US-6,788,392	09-2004	Nakano, Hitoshi	355/72
	В	US-2001/0026355	10-2001	Aoki et al.	355/30
	С	US-6,619,903 .	09-2003	Friedman et al.	414/331.14
	D	US-			
	E	US-			
	F	US-			
	G	US-		·	
	Н	US-			
	- 1	US-		-	:
	J	US-	,		·
	К	US-			
	L	US-			
	М	US-			

## FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N	JP 11-109696	04-1999	Japan	Hata Masaaki	G03F 1/08
	o ·	05-114540	05-1993	Japan	Obara Hitoshi	H01L 21/027
	Р					
	Q					
	R					
	S					
	Т					·

## **NON-PATENT DOCUMENTS**

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	S. Wolf and R.N. Tauber, Silicon Processing for the VLSI Era, Vol. 1, 2 <sup>nd</sup> edition, Lattice Press, 2000, pg. 527.
	·v	
	w	
	×	

\*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).) Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.